MADANAPALLE INSTITUTE OF TECHNOLOGY & SCIENCE, MADANAPALLE (UGC-AUTONOMOUS)

MCA I Year I Semester (R14) Supplementary End Semester Examinations Aug- 2015

PROGRAMMING TO PYTHON

Time: 31	Time: 3Hrs Max Marks: 60			
• A	ttempt all the questions.			
• II	n Q.no 1 to 5 answer either I or II only.			
Q.1(I)	1 11	6M+ 6M		
	iii) 3405 ₆ =X ₃			
	OR			
Q.1(II)	w) 21w w 22c w 21c	6M+ 6M		
	b) Solve for X in the following examples: i) $1234_{16}=X_2$ ii) $4\text{CD5}_{16}=X_8$ iii) $3405_8=X_4$			
Q.2(I)	the line through the points (x1,y1) and (x2, y2).	6M+ 6M		
	b) Write a function num_digits(n) in Python that returns the number of			
	digits in n.			
	OR			
Q.2(II)	w) 11 1100 w 1 10110 1 1 1 1 1 1 1 1 1 1 1	6M+ 6M		
O 2(I)		12M		
Q.3(I)				
	OR			
Q.3II)	w)	6M+		
		6 M		
	 b) Write a Python program to reverse copy a file onto another file by copying the first byte to the last and the last to the first. 			
Q.4(I)	Write a Python program to implement a simple calculator.	12M		
OR				
Q.4(II)	Write in detail on event handling, key and mouse events with an example Python program.	12M		
Q.5(I)	Write a Python class to implement a stack using Python lists.	12M		
OR				
O 5/II)		12M		
Q.5(II)		1.614T		
	*** END***			

MADANAPALLE INSTITUTE OF TECHNOLOGY & SCIENCE, MADANAPALLE (UGC-AUTONOMOUS)

MCA I Year I Semester (R14) Supplementary End Semester Examinations Aug- 2015

COMPUTER ORGANIZATION

Attempt all the questions. In Q.no 1 to 5 answer either I or II only. Q.1(I) What is a decoder? Construct 2-to-4 line decoder with NAND gates. Explain its operation with the truth table. OR Q.1(II) Discuss four condition code flags in detail. Q.2(I) Describe the characteristics of RISC. Also list the differences between RISC and CISC. OR Q.2(II) Explain the steps to execute an instruction. Q.3(I) Briefly explain various hazards that cause performance degradation in pipelining. OR Q.3(II) a. Discuss the operation of a 4-stage pipeline in detail. b. Differentiate between static branch prediction and dynamic branch prediction. Q.4(II) Explain various cache memory mapping techniques. OR Q.4(II) With a neat sketch, explain address translation scheme using virtual memory. I2M Q.5(II) Explain the two approaches to bus arbitration. OR Q.5(II) Give a note on PCI bus and SCSI bus.	Time: 3	Time: 3Hrs Max Mark		
Q.1(II) What is a decoder? Construct 2-to-4 line decoder with NAND gates. Explain its operation with the truth table. OR Q.1(II) Discuss four condition code flags in detail. 12M Q.2(I) Describe the characteristics of RISC. Also list the differences between RISC and CISC. OR Q.2(II) Explain the steps to execute an instruction. 12M Q.3(I) Briefly explain various hazards that cause performance degradation in pipelining. OR Q.3(II) a. Discuss the operation of a 4-stage pipeline in detail. b. Differentiate between static branch prediction and dynamic branch prediction. Q.4(II) Explain various cache memory mapping techniques. OR Q.4(II) With a neat sketch, explain address translation scheme using virtual memory. 12M Q.5(I) Explain the two approaches to bus arbitration. OR Q.5(II) Give a note on PCI bus and SCSI bus. 12M	• Attempt all the questions.			
Q.1(II) Discuss four condition code flags in detail. Q.2(I) Describe the characteristics of RISC. Also list the differences between RISC and CISC. OR Q.2(II) Explain the steps to execute an instruction. 12M Q.3(I) Briefly explain various hazards that cause performance degradation in pipelining. OR Q.3(II) a. Discuss the operation of a 4-stage pipeline in detail. b. Differentiate between static branch prediction and dynamic branch prediction. Q.4(I) Explain various cache memory mapping techniques. OR Q.4(II) With a neat sketch, explain address translation scheme using virtual memory. I2M Q.5(I) Explain the two approaches to bus arbitration. OR Q.5(II) Give a note on PCI bus and SCSI bus.	• In Q.no 1 to 5 answer either I or II only.			
Q.1(II) Discuss four condition code flags in detail. Q.2(I) Describe the characteristics of RISC. Also list the differences between RISC and CISC. OR Q.2(II) Explain the steps to execute an instruction. 12M Q.3(I) Briefly explain various hazards that cause performance degradation in pipelining. OR Q.3(II) a. Discuss the operation of a 4-stage pipeline in detail. b. Differentiate between static branch prediction and dynamic branch prediction. Q.4(I) Explain various cache memory mapping techniques. OR Q.4(II) With a neat sketch, explain address translation scheme using virtual memory. 12M Q.5(I) Explain the two approaches to bus arbitration. OR Q.5(II) Give a note on PCI bus and SCSI bus.	Q.1(I)		12M	
Q.2(II) Describe the characteristics of RISC. Also list the differences between RISC and CISC. OR Q.2(II) Explain the steps to execute an instruction. 12M Q.3(I) Briefly explain various hazards that cause performance degradation in pipelining. OR Q.3(II) a. Discuss the operation of a 4-stage pipeline in detail. b. Differentiate between static branch prediction and dynamic branch prediction. Q.4(I) Explain various cache memory mapping techniques. OR Q.4(II) With a neat sketch, explain address translation scheme using virtual memory. 12M Q.5(I) Explain the two approaches to bus arbitration. OR Q.5(II) Give a note on PCI bus and SCSI bus. 12M				
and CISC. OR Q.2(II) Explain the steps to execute an instruction. 12M Q.3(I) Briefly explain various hazards that cause performance degradation in pipelining. OR Q.3(II) a. Discuss the operation of a 4-stage pipeline in detail. b. Differentiate between static branch prediction and dynamic branch prediction. Q.4(I) Explain various cache memory mapping techniques. OR Q.4(II) With a neat sketch, explain address translation scheme using virtual memory. 12M Q.5(I) Explain the two approaches to bus arbitration. OR Q.5(II) Give a note on PCI bus and SCSI bus. 12M	Q.1(II)	Discuss four condition code flags in detail.	12M	
Q.2(II) Explain the steps to execute an instruction. 12M Q.3(I) Briefly explain various hazards that cause performance degradation in pipelining. OR Q.3(II) a. Discuss the operation of a 4-stage pipeline in detail. 6M b. Differentiate between static branch prediction and dynamic branch prediction. 6M Q.4(I) Explain various cache memory mapping techniques. 12M Q.4(II) With a neat sketch, explain address translation scheme using virtual memory. 12M Q.5(I) Explain the two approaches to bus arbitration. 12M Q.5(II) Give a note on PCI bus and SCSI bus. 12M	Q.2(I)		12M	
Q.3(I) Briefly explain various hazards that cause performance degradation in pipelining. OR Q.3(II) a. Discuss the operation of a 4-stage pipeline in detail. b. Differentiate between static branch prediction and dynamic branch prediction. Q.4(I) Explain various cache memory mapping techniques. OR Q.4(II) With a neat sketch, explain address translation scheme using virtual memory. 12M Q.5(I) Explain the two approaches to bus arbitration. OR Q.5(II) Give a note on PCI bus and SCSI bus. 12M				
Q.3(II) a. Discuss the operation of a 4-stage pipeline in detail. b. Differentiate between static branch prediction and dynamic branch prediction. Q.4(I) Explain various cache memory mapping techniques. OR Q.4(II) With a neat sketch, explain address translation scheme using virtual memory. Q.5(I) Explain the two approaches to bus arbitration. OR Q.5(II) Give a note on PCI bus and SCSI bus. 12M	Q.2(II)	Explain the steps to execute an instruction.	12M	
Q.3(II) a. Discuss the operation of a 4-stage pipeline in detail. b. Differentiate between static branch prediction and dynamic branch prediction. Q.4(I) Explain various cache memory mapping techniques. OR Q.4(II) With a neat sketch, explain address translation scheme using virtual memory. 12M Q.5(I) Explain the two approaches to bus arbitration. OR Q.5(II) Give a note on PCI bus and SCSI bus. 12M	Q.3(I)	· · · · · · · · · · · · · · · · · · ·	12M	
b. Differentiate between static branch prediction and dynamic branch prediction. Q.4(I) Explain various cache memory mapping techniques. OR Q.4(II) With a neat sketch, explain address translation scheme using virtual memory. 12M Q.5(I) Explain the two approaches to bus arbitration. OR Q.5(II) Give a note on PCI bus and SCSI bus. 12M				
Q.4(II) With a neat sketch, explain address translation scheme using virtual memory. 12M Q.5(I) Explain the two approaches to bus arbitration. 12M OR Q.5(II) Give a note on PCI bus and SCSI bus. 12M	Q.3(II)			
Q.4(II) With a neat sketch, explain address translation scheme using virtual memory. Q.5(I) Explain the two approaches to bus arbitration. OR Q.5(II) Give a note on PCI bus and SCSI bus. 12M	Q.4(I)	Explain various cache memory mapping techniques.	12M	
Q.5(I) Explain the two approaches to bus arbitration. OR Q.5(II) Give a note on PCI bus and SCSI bus. 12M	OR			
OR Q.5(II) Give a note on PCI bus and SCSI bus. 12M	Q.4(II)	With a neat sketch, explain address translation scheme using virtual memory.	12M	
Q.5(II) Give a note on PCI bus and SCSI bus.	Q.5(I)	Explain the two approaches to bus arbitration.	12M	
	OR			
444 TO MIN 444	Q.5(II)	Give a note on PCI bus and SCSI bus.	12M	
CON ENDOCE		*** END***		